



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification⁵:

H04N 7/12, H04J 3/22

A1

(11) International Publication Number:

WO 95/29559

(43) International Publication Date:

2 November 1995 (02.11.95)

(21) International Application Number:

PCT/US94/04333

(22) International Filing Date:

20 April 1994 (20.04.94)

(71) Applicant (for all designated States except US): THOMSON CONSUMER ELECTRONICS, INC. [US/US]; 10330 North Meridian Street, Indianapolis, IN 46290-1024 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): OZKAN, Mehmet, Kemal [TR/US]; Apartment 7, 420 Lark Drive, Carmel, IN 46032 (US). BEYERS, Billy, Wesley [US/US]; 6920 Woodcrest Drive, Greenfield, IN 46140 (US). REININGER, Daniel, Jorge [UY/US]; 30-16 Hunters Glen Drive, Plainsboro, NJ 08536 (US). JOSEPH, Kuriacose [US/US]; 818 Ravens Crest Drive, Plainsboro, NJ 08536 (US).


(74) Agents: TRIPOLI, Joseph, S. et al.; GE & RCA Licensing Management Operation, Inc., CN 5312, Princeton, NJ 08540 (US).

(81) Designated States: AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, ES, FI, GB, HU, JP, KP, KR, KZ, LK, LU, LV, MG, MN, MW, NL, NO, NZ, PL, PT, RO, RU, SD, SE, SK, UA, US, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: A MULTIPLEXER SYSTEM USING CONSTANT BIT RATE ENCODERS



(57) Abstract

A multiplexer system includes a multiplexer (20) having plural inputs (1-K) and an output (15); plural channel processors (10) each having a control input, a data input for receiving an input signal, a complexity output for providing a signal representing the complexity of an associated input data signal, and a data output for providing a constant bit rate data signal to an associated input of the multiplexer; and a bit rate allocator (30) responsive to the complexity representing signals for providing bit rate control signals to the associated control inputs of the channel processors (10) as a function of the complexity representing signals, such that a bit rate of an output data signal from a channel processor (10) is a function of the complexity of an associated input data signal and to the combined of the input data signals.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

5 A MULTIPLEXER SYSTEM USING CONSTANT BIT RATE ENCODERS

The present application relates to a multiplexer system for dynamically allocating bits in a multiplexed stream of data to respective constant bit rate encoded data channels.

10 BACKGROUND OF THE INVENTION

It is sometimes necessary in data transmission systems to transmit data from a plurality of data sources, or channels, from one location to another. In such situations, data from the channels
15 is often combined, or multiplexed, at a head end station into a single data stream. The multiplexed data stream is then transmitted over a transmission link, such as a wire, fiber optic or radio link, to a back end station, where the channels of data from the multiplexed data stream are then separated, or demultiplexed,
20 and supplied to the intended recipients.

For example, a plurality of video signals from respective sources, which may be television network feeds, television stations, or other video sources, may be transmitted over a satellite link for broadcast to respective television receivers in
25 consumers' homes. An exemplary satellite link includes a digital transmission path capable of transmitting 24 megabits per second (Mbps). In order to maximize efficiency and utilization of such a link, it is necessary for several video signals to share the link. For example, it may be desired to share the above satellite
30 transmission link among at least six video signal channels.

One known method for performing the transmission of such channels is to use variable bit rate (VBR) encoders to encode the respective video signals from the channels, and then multiplex the resulting encoded video signals. A VBR encoder produces
35 successive frames of digitally encoded video which have different numbers of bits, depending upon the spatial and temporal complexity of the image represented by the video signal. More

spatially complex scenes and/or scenes with motion require more
5 bits to encode them than spatially simple scenes with little motion.

It is assumed that, statistically, the average combined bit rate from all the VBR encoders will be less than the maximum bit rate of the transmission link, even though at any given time a
10 single channel encoder may provide a large number of bits in a burst for transmission. For this reason, such apparatus is termed a statistical multiplexer. However, there is a finite probability that the instantaneous combined bit rate from all the channels will exceed the maximum bit rate of the transmission link,
15 resulting in loss of data at the back end station. In some embodiments, buffers are added for either the respective channels or the multiplexed data stream. However, there still exists a finite probability that those buffers will overflow, again resulting in loss of data at the back end station.

20 Another known method for performing the multiplexing function, which attempts to solve some of the problems of the VBR encoders, is to use constant bit rate (CBR) encoders for each channel. In such a system, the video signal from each channel is supplied to a CBR encoder. A CBR encoder produces a digitally
25 encoded bit stream, representing the video signal supplied to it, at a predetermined constant bit rate. To produce a constant bit rate signal, a CBR encoder continually modifies the number of quantizing levels into which the video signal is encoded. Using fewer quantizing levels requires fewer bits to represent those
30 levels, and the overall number of bits required to represent the video signal is reduced. Conversely, using more quantizing levels requires more bits to represent those levels, and the overall number of bits required to represent the image is increased.

35 The appropriate number of quantizing levels depends upon the complexity of the frame currently being encoded. A CBR encoder encodes an image having lower spatial and temporal

complexity with an increased number of quantizing levels to
5 produce the predetermined bit rate. Conversely, to encode an
image having higher spatial and/or temporal complexity in the
allocated number of bits, the number of quantizing levels is
reduced.

However, varying the quantization levels in an encoded
10 signal representing an image effects a corresponding change in the
quality of the image reproduced from the encoded signal. Using
fewer quantization levels results in a lower quality reproduced
image than using more quantization levels. Thus, in a CBR
encoder, video signals representing spatially and/or temporally
15 more complex images are encoded in such a manner that the
quality of the reproduced image is lower than that of less complex
images.

Because CBR encoders produce a constant bit rate, however,
controlling the multiplexing of video signals from a plurality of
20 such encoders is simplified. Each encoder is *a priori* allocated a bit
rate representing its quota of the total available bit rate of the
transmission link. One known allocation method allocates equal
portions of the total bit rate of the transmission link to each
encoder. However, video signals representing different program
25 types inherently have differing complexities. For example, a
video channel transmitting a basketball game has a much higher
complexity than one transmitting a panel discussion. Thus, the
quality of the image reproduced from the encoded video signal
representing the basketball game will be lower (probably
30 substantially lower) than that of the panel discussion.

Another known allocation method, which attempts to solve
this problem, allocates different bit rates to each CBR encoder
based on the expected image complexity of the signal to be
encoded. Thus, the channel transmitting a basketball game would
35 be allocated a larger proportion of the total bit rate of the
transmission link than the channel transmitting the panel

discussion. Such an allocation method can result in the quality of the images reproduced from the encoded signals representing both the basketball game and the panel discussion being more nearly equal.

Yet another known allocation method allocates the proportion of the total bit rate of the transmission link to channels based on payment by the provider of the signal. The more the provider pays for the transmission of the channel, the greater the proportion of the total bit rate of the transmission link allocated to that channel, and the better the quality of the image reproduced from the encoded signal through that channel.

BRIEF SUMMARY OF THE INVENTION

The inventors have realized, however, that the complexity of a video signal cannot always be specified *a priori*. For example, a news broadcast contains scenes of very low complexity, (e.g. a news reader sitting behind a desk reading news) interspersed with scenes of very high complexity (e.g. a video clip of a basketball game). If such a video channel were *a priori* allocated a high proportion of the total bit rate of the transmission link, then the basketball game scene would be reproduced with acceptable quality, but the news reader scene would be encoded with too high a quality, or, in other words, with more bits than is necessary. On the other hand, if such a video channel were allocated a lower proportion of the total bit rate of the transmission link, then the news reader scene would be reproduced with acceptable quality using a reasonable number of bits, but the allocated bit rate would be insufficient to reproduce the basketball game scene with acceptable quality.

The inventors further realized that each video source, on the average, may be characterized in the same manner as the above news broadcast. I.e. almost every video signal of commercial

interest contains scenes of high complexity interspersed with
5 scenes of low complexity. They also realized that the scenes of
differing complexity are uncorrelated in time. Furthermore, they
have found that, within any given frame period, the images of the
different channels have differing complexities, and that these
complexity variations are also uncorrelated in time.

10 It was found desirable that bit rates be dynamically
allocated to different channels based on the current image
complexity of those channels. The complexity of the images
currently being transmitted for all the channels are evaluated,
and a proportion of the total bit rate of the transmission link is
15 allocated to each channel corresponding in some manner to the
relationship of the complexity of the current image of that channel
to the overall complexity of the images of all the channels.

In accordance with principles of the present invention, a
multiplexer system includes a plurality of sources of data signals,
20 and a multiplexer having a plurality of input terminals and an
output terminal. Each one of a plurality of channel processors has:
a data input terminal coupled to a respective one of the data
signal sources; a complexity output terminal producing a signal
representative of the complexity of the data signal at the data
25 input terminal; a control input terminal; and a data output
terminal coupled to a respective one of the input terminals of the
multiplexer. The data output terminal produces an encoded signal
at a constant bit rate set in response to the signal at the control
input terminal. A bit rate allocator has a plurality of pairs of
30 associated input and output terminals, each pair associated with a
respective one of the channel processors. The input terminal of
each pair is coupled to the complexity output terminal of the
associated channel processor. The output terminal of each pair is
coupled to the control input terminal of the associated channel
35 processor and generates a bit rate quota signal such that the bit
rate of the signal at the data output terminal of the associated

channel processor is related to the complexity represented by the signal at the input terminal of the pair and the combined complexity represented by the signals at the input terminals of all of the pairs.

A multiplexer system operated in this manner allocates bits to the various channels such that, during any time period, the quality of the reproduced images of all the channels have about the same quality. It further optimizes the overall reproduced image quality. A channel transmitting a high complexity image for a period of time will dynamically be allocated a higher bit rate during that period of time, but when the complexity of the image becomes lower, the bit rate allocated to that channel will be reduced, and assigned to other channels which are transmitting higher complexity images.

BRIEF DESCRIPTION OF THE DRAWING

Fig. 1 is a block diagram of a multiplexer system according to the present invention;

Fig. 2 is a block diagram of a channel processor which may be used in the multiplexer system illustrated in Fig. 1;

Fig. 3 is a block diagram of a portion of an MPEG encoder which may be used in the channel processor illustrated in Fig. 2;

Fig. 4 is a block diagram of a bit rate allocator which may be used in the multiplexer system illustrated in Fig. 1;

Fig. 5 is a more detailed block diagram of a complexity analyzer which may be used in the channel processor illustrated in Fig. 2; and

Figs 6, 7 and 8 are timing diagrams illustrating the sampling of complexity information.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

5

Fig. 1 is a block diagram of a multiplexer system incorporating the present invention. In Fig. 1, all signal paths are illustrated as single signal lines. However, one skilled in the art will understand that the illustrated signal paths could carry multibit digital signals, either in parallel, in which case the signal paths would be composed of multiple signal lines, or serially, in which case the signal paths could be a single data line and/or include a data and clock signal line. Other control and clock signal paths, not germane to the understanding of the present invention have been omitted from the figure to simplify it.

In Fig. 1 a plurality of input terminals 5 are coupled to sources (not shown) of video signals (CHANNEL 1 - CHANNEL K) which are to be transmitted together over a data link. The plurality of input terminals 5 are coupled to respective data input terminals of a corresponding plurality of channel processors 10. Respective data output terminals of the plurality of channel processors 10 are coupled to corresponding data input terminals 1 - K of a multiplexer (MUX) 20. A data output terminal of multiplexer 20 is coupled to an output terminal 15 of the multiplexer system. Output terminal 15 is coupled to utilization circuitry (not shown) for transmitting the multiplexed data stream (MUX'ED DATA) over the transmission link.

Each of the plurality of channel processors 10 further includes a complexity output terminal and a control input terminal. The respective complexity output terminals of each of the plurality of channel processors are coupled to corresponding complexity input terminals of a bit rate allocator 30, and respective quota output terminals of the bit rate allocator 30 are coupled to the corresponding control input terminals of the plurality of channel processors 10.

5 In operation, each channel processor receives a signal at its control input terminal representing the bit rate allocated to it for the next quota period. The channel processor then encodes the signal at its data input terminal for the next quota period into a digitally encoded signal at the allocated bit rate. The encoded data signal is supplied to the corresponding input terminal of
10 multiplexer 20. Multiplexer 20 operates in a known manner to combine the signals from all the channel processors into a multiplexed data stream. The multiplexed data stream is then supplied to the circuitry comprising the data link for transmission, also in a known manner.

15 During the encoding process, the channel processor 10 generates a signal at its complexity output terminal representing the coding complexity of the signal being encoded. The bit rate allocator 30 receives the signals from the complexity output terminals of the channel processors 10, and, based on all of the
20 complexity signals, dynamically adjusts the bit rate quotas for the next quota period among the plurality of channel processors 10. In a preferred embodiment, more complex signals are dynamically allocated a relatively higher bit rate than less complex signals. Different methods of determining the complexity
25 of the video signal and for allocating bit rates based on the complexities are described below.

Fig. 2 is a block diagram of a channel processor which may be used in the multiplexer system illustrated in Fig. 1. In Fig. 2, elements similar to those in Fig. 1 are designated by the same
30 reference number, and are not described in detail below. In Fig. 2, a data input terminal 5 is coupled a video signal source (not shown). Data input terminal 5 is coupled to a data input terminal of a constant bit rate encoder (CBR) 14, and a complexity analyzer 16. A data output terminal of the CBR encoder 14 is coupled to an
35 input terminal of multiplexer (MUX) 20 (of Fig. 1). A control input terminal (CONTROL) of the channel processor 10 is coupled to a

5 quota input terminal Q of the CBR encoder 10. An output terminal of the complexity analyzer 16 is coupled to the complexity output terminal (COMPLEXITY) of the channel processor 10.

10 In operation, the complexity analyzer 16 analyzes the complexity of the video signal at the data input terminal 5. A signal is produced at the output terminal of the complexity analyzer 16 representative of the complexity of the input signal. The complexity representative signal is supplied to the bit rate allocator 30 (of Fig. 1). In response to this complexity signal (and those of the other channel processors 10), bit rate allocator 30 provides a signal to the control input terminal (CONTROL) of this
15 channel processor 10 (and the other channel processors 10) representing the bit rate allocated to this channel processor 10. The CBR encoder 14 provides a data path between its data input and data output terminals for producing an output signal encoded at a constant bit rate. The constant bit rate is set in response to
20 the signal at the quota input terminal Q from the control input terminal (CONTROL) of the channel processor 10 from the bit rate allocator 30.

It is possible that circuitry in the CBR encoder 14 can also be utilized by the complexity analyzer 16 in performing its analysis.
25 In such a case, data is supplied from within the CBR encoder 14 directly to the complexity analyzer 16, as illustrated in phantom in Fig. 2. Such data from the CBR encoder 14 may supplement data from the input terminal 5, or replace it altogether, in which case there is no direct connection of the complexity analyzer to
30 the data input terminal 5.

In a preferred embodiment, each CBR encoder 14 is an encoder which compresses and encodes a video signal in accordance with a standard promulgated by the Moving Picture Expert Group (MPEG), termed an MPEG encoder. Fig. 3 is a block
35 diagram illustrating a portion of an MPEG encoder 14. The known components of the MPEG encoder 14 will not be described in

5 detail below. MPEG encoders include other elements, not germane to an understanding of the present invention, which have been omitted from the figure to simplify it.

10 In Fig. 3, a data input terminal 5 (DATA IN) of MPEG encoder 14 is coupled to a source (not shown) of a video signal to be compressed and encoded. Input terminal 5 is coupled to an input terminal of a frame buffer 41. Frame buffer 41 includes a plurality of frame period buffers or delay lines and a plurality of output terminals producing respective signals representing portions of different, but temporally adjacent, frames or pictures. The plurality of output terminals of the frame buffer 41 are
15 coupled to corresponding input terminals of a motion estimator 42. An output terminal of the motion estimator is coupled to a discrete cosine transform (DCT) circuit 43. An output terminal of DCT circuit 43 is coupled to a data input terminal of a variable quantizer (Qu) circuit 46. An output terminal of variable
20 quantizer circuit 46 is coupled to an input terminal of a variable length coder (VLC) 47. An output terminal of VLC 47 is coupled to an input terminal of an output buffer 48. A data output terminal of output buffer 48 is coupled to a data output terminal (DATA OUT) of MPEG encoder 14. Data output terminal (DATA OUT) of
25 MPEG encoder 14 is coupled to a corresponding input terminal of multiplexer 20 (of Fig. 1).

A status output terminal of output buffer 48 is coupled to a status input terminal of a bit rate regulator 49. A control output terminal of bit rate regulator 49 is coupled to a control input
30 terminal of variable quantizer 46. A quota input terminal Q of MPEG encoder 14 is coupled to a corresponding quota output terminal of bit rate allocator 30. The quota input terminal Q of the MPEG encoder 14 is coupled to a control input terminal of regulator 49.

35 In operation, MPEG encoder 14 operates in a known manner to compress and encode the video signal at its input terminal for

the next quota period at a bit rate determined by the signal at its
5 Q input terminal. In the following example, an MPEG encoder
encoding a video signal partitioned into groups (GOPs) consisting
of twelve pictures or frames is described. However, it should be
understood that the number of pictures or frames in a GOP can
vary. Also in the following example, it is assumed that the bit
10 rate allocation for each MPEG encoder is updated once each GOP,
i.e. the quota period is the GOP period. However, it should also be
understood that the quota period may be different, and may even
vary over time.

The frame buffer 41 receives and stores data representing
15 the portion of the twelve frames in the exemplary GOP currently
being encoded necessary to perform motion estimation, in a
manner described below. This data is supplied to motion
estimator 42. In the preferred embodiment, the first one of the
twelve frames or pictures is used as a reference frame (I frame),
20 and is passed through the motion estimator to DCT circuit 43. For
the remainder of the frames, a motion vector is generated in
motion estimator 42 for each one of a plurality of 16 pixel by 16
line blocks in each picture or frame, termed macroblocks in the
MPEG standard document, either from preceding frames alone (P
25 frames), or interpolated from both preceding and succeeding
frames (B frames). As described above, frame buffer 41 holds the
data necessary for the motion estimator to perform the estimation
from preceding frames or the interpolation from preceding and
succeeding frames. The generated motion vectors for a particular
30 frame are then compared to the actual data in the frame being
estimated and a motion difference signal is generated, and
supplied to DCT circuit 43.

In the DCT circuit 43, the 16 pixel by 16 line macroblocks of
spatial data from the I frame and motion difference signals from
35 the P frames and B frames are divided into six 8 pixel by 8 line
blocks (four luminance blocks, and two subsampled chrominance

blocks) termed microblocks in the remainder of this application, in accordance with the MPEG standard document. A discrete cosine transform is performed on each microblock. The resulting 8 by 8 blocks of DCT coefficients are then supplied to variable quantizer 46. The 8 by 8 blocks of coefficients are quantized, scanned in a zig-zag order and supplied to VLC 47. The quantized DCT coefficients, and other side information (related to parameters of the encoded GOP), representing the GOP are encoded using run-length coding in the VLC 47, and supplied to output buffer 48.

It is known that the most direct way to control the output bit rate of VLC 47, and thus maintain the allocated constant bit rate for the MPEG encoder 14, is to control the number of quantizing levels (or, put another way, the quantizing step size) to be used for quantizing each block of DCT coefficients in the variable quantizer 46. The control signal supplied to the variable quantizer 46 from the bit rate regulator 49 performs this controlling function. Within a quota period, which is the period between successive bit rate quota update signals from the bit rate allocator 30 (of Fig. 1), the bit rate regulator 49, in known manner, supplies a control signal to the variable quantizer 46 which varies the number of levels into which each 16 by 16 macroblock in the GOP is being quantized in order to maintain the allocated bit rate for that quota period. The bit rate allocation for the bit rate regulator 49 in the present example is varied for each GOP period in response to the coding complexity values of the video signals in each of the plurality of channels, in a manner described below.

In a preferred embodiment, bit rate allocator 30 (of Fig. 1), is a computer system having connections coupled to various circuit components in the plurality 10 of channel processors. Fig. 4 is a block diagram of the hardware forming the bit rate allocator 30. In Fig. 4, a microprocessor (μ P) 31 is coupled to a read/write memory (RAM) 32, a read-only memory (ROM) 33 and an input/output (I/O) controller 34 over a computer system bus 35.

There are other components of the computer system, such as mass storage devices, and user terminals, which have not been illustrated in order to simplify the figure. The I/O controller 34 has a plurality of input terminals (COMPLEXITY) coupled to corresponding complexity output terminals of the plurality 10 of channel processors (of Fig. 1) and a plurality of output terminals (QUOTA) coupled to corresponding quota input terminals of the plurality 10 of channel processors.

The microprocessor 31, RAM 32, ROM 33 and I/O controller 34 operate as a computer system in known manner to execute programs stored in the ROM 33, store and retrieve data in the RAM 32 and receive data from and transmit data to the devices attached to the I/O controller 34. The data representing the current coding complexity of the video signals being encoded in the plurality 10 of channel processors (of Fig. 1) are received from the corresponding output terminals of those channel processors at the I/O controller 34 via the COMPLEXITY input terminals in a manner described below. The microprocessor 31 is notified of the receipt of this data in a known manner, e.g. polling, interrupt, etc. The microprocessor 31 retrieves those signals from the I/O controller 34 via the computer system bus 35, determines the quota of bits for the next quota period for each of the encoders, and supplies signals representing those quotas to the plurality 10 of channel processors via the QUOTA output terminals at the next quota period.

A preferred method for determining the coding complexity of a video signal being encoded by an MPEG encoder 14 (of Fig. 3) utilizes the quantization scale factor (designated Q_{MB}) for each 16 by 16 macroblock and the number of bits (designated T_{MB}) used to encode that macroblock, for all the macroblocks in each picture or frame of the GOP. Fig. 5 is a block diagram of bit rate regulator 49 of the MPEG encoder 14 (of Fig. 3) and the complexity analyzer 16 (of Fig. 2) which generates a coding complexity representative

signal according to this method. Various clock and control signals
5 have been omitted from Fig 5, to simplify it. However, what
signals are required, and the necessary timing and voltage
characteristics of these signals are well understood.

The complexity analyzer 16 illustrated in Fig. 5 is an
example of a complexity analyzer utilizing information from the
10 CBR encoder 14 only, as illustrated in phantom in Fig. 2. In Fig. 5,
bit rate regulator 49 has a status input terminal T_{MB} coupled to
the status output terminal of output buffer 48 (of Fig. 3). The
control output terminal Q_{MB} of bit rate regulator 49 is coupled to
the control input terminal of variable quantizer 46 (of Fig. 3).
15 Regulator 49 further has a control input terminal (Q) coupled to a
corresponding quota output terminal of the bit rate allocator 30
(of Fig. 1).

The status input terminal T_{MB} of the bit rate regulator 49 is
also coupled to a first input terminal of a first adder 92. An
20 output terminal of the first adder 92 is coupled to an input
terminal of a first latch 93. An output terminal of the first latch
93 is coupled to a first input terminal of a multiplier 94 and a
second input terminal of the first adder 92. An output terminal of
the multiplier 94 is coupled to an input terminal of a second latch
25 95. An output terminal of the second latch 95 is coupled to a
coding complexity output terminal X_{pic} . Complexity output
terminal X_{pic} is coupled a corresponding complexity input
terminal of bit rate allocator 30 (of Fig. 1).

The control output terminal Q_{MB} of bit rate regulator 49 is
30 also coupled to a first input terminal of a second adder 96. An
output terminal of the second adder 96 is coupled to an input
terminal of a third latch 97. An output terminal of the third latch
97 is coupled to a numerator input terminal N of a divider 98 and
to a second input terminal of the second adder 96. An output
35 terminal of divider 98 is coupled to a second input terminal of the

multiplier 94. A register 99 has an output terminal coupled to the
5 denominator input terminal D of the divider 98.

In operation, for each macroblock, bit rate regulator 49
generates a quantizing scale factor signal Q_{MB} for the variable
quantizer 46, in a known manner, based on the current bit rate
quota and the number of bits used to encode preceding pictures,
10 and then receives a signal from the output buffer 48 indicating
the number of bits T_{MB} used to encode that macroblock. The
variable quantizer 46 (of Fig. 3) quantizes the DCT coefficients in
each macroblock in accordance with the quantizing scale factor
 Q_{MB} . The quantizing scale factor Q_{MB} represents the quantizing
15 step size, or percentage of the full dynamic range of the DCT
coefficients in each quantizing level. A high value for Q_{MB} means
that there is a larger quantizing step size, and, consequently,
fewer quantizing levels. Conversely, a low value for Q_{MB} means
that there is a smaller quantizing step size, and, consequently,
20 more quantizing levels. In the preferred embodiment, Q_{MB} is a
five bit integer (having values between 1 and 31).

An average quantizing scale factor for all the macroblocks in
a complete picture or frame (designated Q_{pic}) is then calculated as
follows. At the beginning of each frame or picture, latches 93 and
25 97 are cleared to zero in response to a clear signal (not shown).
The combination of the second adder 96 and the third latch 97
operate as an accumulator to continually sum the macroblock
quantizing scale factors Q_{MB} from the bit rate regulator 49. At the
same time, the combination of the first adder 92 and the first
30 latch 93 operate as an accumulator to continually sum the number
of bits used thus far to encode the frame or picture.

After all of the macroblocks in a frame or picture (a number
designated N_{MB}) have been processed, latch 97 contains the sum
of all of the macroblock quantizing scale factors Q_{MB} produced by
35 bit rate regulator 49, and latch 93 contains the sum of all the bits
used to encode the picture or frame T_{pic} . The divider 98

5 produces the quotient of the sum of all the macroblock quantizing scale factors Q_{MB} in the picture or frame, divided by the number of macroblocks in the picture or frame N_{MB} . This quotient is the average quantizing scale factor Q_{pic} for that frame or picture. The multiplier 94 produces the product of Q_{pic} and T_{pic} , which is the coding complexity for that picture (designated X_{pic}), i.e. $X_{pic} = T_{pic} \cdot Q_{pic}$. At the end of the picture or frame, the coding complexity signal X_{pic} is latched into the second latch 95 in response to a clock signal (not shown). The above described cycle then repeats for each frame or picture in the video signal being encoded.

10 The coding complexity X_{pic} is then supplied from latch 95 to a complexity input terminal of the I/O controller 34 of the bit rate allocator 30 (of Fig. 4) which performs the remaining processing to obtain the coding complexity for the GOP. The coding complexity for a GOP (designated X_{GOP}) is the sum of the X_{pic} 's for all of the pictures in that GOP. (See equation (1)).

$$20 \quad X_{GOP} = \sum_{\text{all pics in GOP}} T_{pic} \cdot Q_{pic} = \sum_{\text{all pics in GOP}} X_{pic} \quad (1)$$

25 The μP 31 acts as an accumulator by retrieving each X_{pic} value from the I/O controller 34, and summing them over all of the frames or pictures in the GOP.

30 The number of frames or pictures in a GOP (designated N) generally remains constant. While N is constant, X_{GOP} can be calculated, on a sliding window basis, by adding the coding complexity value X_{pic} of the latest picture, and subtracting the coding complexity value from the oldest picture in the GOP. In this case, an updated value of X_{GOP} is available after each frame or picture. However, N can change. If N changes, then X_{GOP} for the newly defined GOP must be calculated by summing the coding

35

complexity values X_{pic} from the new number of preceding
 5 pictures in the newly defined GOP, as in equation (1).

As described above, it is possible that different channels
 operate at different frame or picture rates, e.g. the standard video
 frame rate (in the U.S.) is 29.97 frames per second, for film images
 it is 24 frames per second, and for cartoons it is 15 frames per
 10 second. It is also possible that different channels have different
 numbers of pictures or frames in a GOP. Thus, it is possible that
 different channels have different GOP time periods. In order to
 accurately allocate bits to channels under such conditions, the GOP
 coding complexity values of the plurality of channels in such
 15 situations are time normalized in the bit rate allocator 30 by
 dividing the GOP complexity value from equation for each
 channel by that channel's GOP time period (designated GOP_{time}).
 (See equation (2)). The normalized GOP coding complexity value

20

$$X_{norm_GOP} = \frac{X_{GOP}}{GOP_{time}} \quad (2)$$

(designated X_{norm_GOP}) is then used to allocate bits among the
 25 different channels. The timing of the sampling of the complexity
 values, and the generation of quota values for such systems will
 be discussed in more detail below.

Referring back to Fig. 5, as described above, for each
 macroblock, bit rate regulator 49 generates a quantizing scale
 30 factor signal Q_{MB} for variable quantizer 46, and then receives a
 signal from the output buffer 48 indicating the number of bits
 T_{MB} used to encode that macroblock. These signals may
 alternatively be supplied directly to the I/O controller 34 in the
 bit rate allocator 30 (of Fig. 4). The μP 31 may then calculate the
 35 appropriate coding complexity measure (from equation (1) or
 equations (1) and (2)) internally.

SUBSTITUTE SHEET (RULE 26)

Furthermore, in order to simplify the transmission, the coding complexity value for each picture X_{pic} may be scaled. In a preferred embodiment, this value is scaled, after multiplier 94, into an eight bit number. This scaled value is then passed to the bit rate allocator 30 (of Fig. 4). It may also be desirable for the computer system to maintain a file of the picture complexity values X_{pic} , for example in a mass storage device (not shown), for other reasons, such as allowing recalculation of the coding complexity value in the event N changes. Storage of an hour of 8 bit X_{pic} values will take 108 kilobytes (kB) for standard video and 86 kB for film.

In the discussion below, X^i will represent the currently available appropriate one of either X_{GOP} (if all channels have the same GOP time period) or X_{norm_GOP} from the i^{th} channel processor. The bit rate allocator 30 (of Fig. 1) generates respective quota (Q) signals representing allocations of the available bits in the transmission link for the next quota period based on the coding complexity values X^i from all of the K channel processors forming the plurality of channel processors 10. The predetermined transmission link bit rate from the output terminal of the multiplexer 20 (of Fig. 1) (designated R) is allocated among the plurality 10 of channel processors, so that the i^{th} channel processor receives a bit rate allocation designated R^i .

One method for allocating bit rates in the transmission link to the different channels is a linear allocation based on the currently available coding complexity X^i of the preceding GOP period (on a sliding window basis, as discussed above) for all of the plurality 10 of channel processors (of Fig. 1). In this method, each processor i receives the same proportion R^i of the total bit capacity R as the coding complexity of that encoder X^i .

$$R^i = \frac{X^i}{\sum_{j=1}^K X^j} R \quad (3)$$

bears to the total coding complexity of all the encoders. (See equation (3)). However, it has been found that there is a lower bit rate allocation below which the quality of a reproduced image drops precipitously. In addition, in the illustrated embodiment, the bit rate allocations for the next quota period depends upon the complexity measures from the preceding GOP. Thus, if there is a scene change from a simple image to a complex image, there may be insufficient bits allocated to encode the new, complex, scene because the allocation for the new scene was based on the preceding, simple, scene.

An alternative method for allocating bit rates in the transmission link to different channels guarantees a minimum bit rate allocation RG^i to each encoder i , and allocates the remaining bits linearly, as in equation (3). (See equation 4). Each channel may have a different guaranteed minimum bit rate depending upon the anticipated overall complexity of the video transmitted through the channel and/or pricing of the channel to the providers of the video signals.

$$R^i = RG^i + \frac{X^i}{\sum_{j=1}^K X^j} \left[R - \sum_{j=1}^K RG^j \right] \quad (4)$$

Yet another alternative method for allocating bits in the transmission link to different channels provides a weighting factor P^i for each encoder i and allocates bits proportionately according to the coding complexity values X^i , as weighted by the weighting factors P^i . (See equation (5)). As in the guaranteed minimum allocation method of equation , the weighting factors P^i may depend on anticipated overall complexity of the video signal transmitted through the channel and/or pricing of the channel to the provider of the video signals.

$$R^i = \frac{P^i X^i}{\sum_{j=1}^K P^j X^j} (R) \quad (5)$$

A preferred method for allocating bits in the transmission link to different channels is a combination of the weighted allocation method of equation (5) and the guaranteed minimum allocation method of equation (4). In this method each channel is guaranteed a minimum allocation, and the remaining bits are allocated on a weighted proportion basis. (See equation (6)). As above, both the guaranteed minimum allocation and the weighting factors may depend upon the anticipated overall complexity of the video signal transmitted over the channel and/or pricing of the channel to the provider of the video signals.

$$R^i = RG^i + \frac{P^i X^i}{\sum_{j=1}^K P^j X^j} [R - \sum_{j=1}^K RG^j] \quad (6)$$

It is possible to further refine the bit allocations R_i , in response to other parameters of the system. For example, it has been found that there is an upper bit rate allocation value above which no improvement in the quality of the reproduced image is visible. Thus, an allocation of bits in excess of this upper allocation value is wasteful of bits in the transmission link. Also, the operator of the transmission link may impose a maximum bit rate allocation R_{\max} (which can reflect the above upper bit rate allocation value) and/or a minimum bit rate allocation R_{\min} for each channel.

In addition, in order to minimize the potential for bit rate control oscillations and thus maximize bit rate control stability, there may be imposed a maximum increment of increase α and/or decrease β in the bit rate allocation from one quota period to the next for a channel. As above, the values of the upper bit rate allocation value, the maximum and minimum bit rate allocations, and maximum increments of increase and decrease, may be different for the different channels, and may depend on the anticipated overall complexity of the video signal to be transmitted through this channel and/or the pricing of the channel to the provider of the video signals. In addition, it is possible for the maximum and minimum increments of increase and decrease to vary dynamically according to the degree of emptiness or fullness of the buffers in the channel.

Furthermore, the allocated bit rates may be further refined in order to provide buffer management, e.g. to ensure that the output buffers of the CBR encoders 10 (of Fig. 1) and the input buffers of the corresponding receiver decoders (not shown) do not overflow or underflow. Explicit buffer management is not necessary if the encoder buffer size E is controlled as illustrated in inequality (7), where D is the fixed decoder buffer size. If the encoder buffer size is selected according to inequality (7), the bit rate allocation may vary from R_{\min} to R_{\max} without inducing

- overflow or underflow in either the encoder or decoder buffers.
- 5 However, this method unduly limits the size of the encoder buffer, thus, unduly limiting the rate control flexibility.

$$E \leq D \frac{R_{min}}{R_{max}} \quad (7)$$

- 10 An alternative buffer management scheme is adaptive and uses the current, instantaneous bit rates for buffer management, rather than the fixed parameters R_{min} and R_{max} . Because the decoder buffer size was selected to be able to process data transmitted at the highest rate, R_{max} , the bit rate allocation can
- 15 always be increased (to the system maximum, R_{max}) without overflowing the decoder buffer. However, there is an instantaneous minimum bit rate which must be maintained in order to assure that the data already in the encoder buffer gets transmitted to the decoder buffer before its decode time. Thus, a
- 20 minimum bit rate allocation to ensure that the decoder buffer does not underflow must be dynamically calculated.

- In dynamically calculating this minimum bit rate allocation, when decreasing the bit rate allocation, both a newly determined encoder buffer size, and the amount of data already placed in the
- 25 encoder buffer in some preceding amount of time must be taken into account. The newly determined encoder buffer size for frame n , designated E_n , is determined in accordance with equation (8) in

$$E_n = \Delta R_{new} = \frac{R_{new}}{R_{max}} D \quad (8)$$

- 30 which Δ is the system delay time, which a constant time delay between when a frame of video arrives at the encoder and when

that frame is displayed at the decoder; D is the fixed decoder
 5 buffer size; and R_{new} is the new proposed bit rate allocation. This
 buffer size ensures that in steady state at the new bit rate
 allocation, there will be no overflow or underflow in the encoder
 and decoder buffers.

However, as described above, if the newly proposed bit rate
 10 allocation has been decreased, then there is a transition period,
 equal to the system delay time Δ , in which there may be too many
 bits already in the encoder buffer to be transmitted successfully
 to the decoder at the new lower rate. One proposed method for
 refining the newly proposed bit rate allocation is first to examine
 15 the number of bits, designated e , actually placed into the encoder
 buffer (buffer fullness) for the number of preceding frames in the
 system delay time Δ , designated Γ . Then the maximum buffer
 fullness number for the preceding Γ frames (designated $e_{\text{max } \Gamma}$) is
 compared to the newly determined encoder buffer size E_n , from
 20 equation (8). The minimum reduced bit rate allocation R_{reduced}
 for channel i which guarantees that all the bits from the preceding
 Γ frames will be transmitted successfully to the receiver decoder,
 then, is given in equation (9).

$$25 \quad R_{\text{reduced}}^i = \frac{e_{\text{max } \Gamma}}{\Delta} \quad (9)$$

If such limits are imposed in a multiplexer system, then
 after bit rate allocations have been calculated according to
 equations (3), (4), (5) or (6), those bit rate allocations are checked
 30 to determine whether they fall within the current upper and
 lower limits for that channel. First, the upper and lower limits for
 each channel i are determined. The upper limit bit rate allocation
 for any quota period k (designated $R_{\text{upper}}^i[k]$) is the minimum of:

35

the maximum permissible increased allocation over the previous
 5 quota period $k-1$; and the maximum bit rate allocation limit. (See
 equation (10)). The lower limit bit allocation for any quota period

$$R_{upper}^i[k] = \min \{ R_{max}^i, (1 + \alpha) R^i[k-1] \} \quad (10)$$

10 k , $R_{lower}^i[k]$, is the maximum of: the minimum bit rate allocation
 limit; the minimum permissible decreased allocation over the
 previous quota period $k-1$ and the minimum reduced bit rate
 allocation from equation (9). (See equation (11)). Then
 adjustments in the bit rate allocations for the channels are made.

15

$$R_{lower}^i[k] = \max \{ R_{min}^i, (1 - \beta) R^i[k-1], e_{max} \Gamma / \Delta \} \quad (11)$$

If the allocated bit rate for any channel exceeds either
 limiting value, the bit rate allocation for that channel is set to that
 20 limiting value, and the available remaining bit rate is reallocated
 among the other channels. For example, if the bit rate allocated to
 a channel i , as calculated in equation (3), (4), (5) or (6), is greater
 than the upper limit for that channel, as calculated in equation ,
 then the bit rate for channel i is set to that upper limit R_{upper}^i . If,
 25 conversely, the bit rate is less than the lower limit calculated in
 equation (11), then the bit rate is set to that lower limit R_{lower}^i .
 (See equation (12)).

$$30 \quad R^i[k] = \begin{cases} R_{lower}^i[k] & \text{if } R^i[k] < R_{lower}^i[k] \\ R_{upper}^i[k] & \text{if } R^i[k] > R_{upper}^i[k] \\ R^i[k] & \text{otherwise} \end{cases} \quad (12)$$

35

If any of the bit rate allocations are changed by the limiting operations of equations (10), (11) and (12), then the remaining available bit rate is reallocated among the non-limited channels in accordance with equation (3), (4), (5) or (6). Then these channels are again checked against the limits in equations (10), (11) and (12). This cycle is repeated until all bit rate allocations are finalized. In the above embodiment, the coding complexity period is the GOP period, determined picture by picture on a sliding window basis, which is of sufficient duration that changes in bit rate allocations in a channel from one quota period to the next should generally be relatively small. Consequently, equations (10), (11) and (12) should only rarely be invoked.

The timing of the coding complexity sampling and generation of updated bit rate quotas based on the coding complexities is complicated if the channels are operating with different GOP time periods. There are two approaches which yield accurate coding complexity sampling and bit rate quota allocation in this situation. In the first approach, a constant quota period is calculated in such a manner that each channel has an equal number of quota periods in each GOP. In this approach, the number of sample and quota periods per GOP may vary from channel to channel, but, for any channel, the number of such sample and quota periods within a GOP is constant. In the second approach, a sample is taken, and new allocation generated whenever any channel begins a new GOP, and the number of bits allocated in the new quota is calculated taking into account the length of the time period from the previous sample to the current sample.

Fig. 7 is a timing diagram illustrating the sampling and quota updates in a system using the first approach. In order to simplify the drawing, only two channels are illustrated. In Fig. 7, channel 1 is an example of a channel transmitting standard video having a frame rate of 30 frames per second (in the U.S.). Channel

2' is an example of a channel transmitting a film having a frame
rate of 24 frames per second. Each of the channels is assumed to
have 12 frames per GOP. Channel 1, thus, starts a new GOP every
0.4 seconds, or 2.5 GOPs per second, while channel 2 starts a new
GOP every 0.5 seconds, or 2 GOPs per second. The sampling rate
selected is one sample every 0.1 seconds. Thus, in channel 1,
there are four sample and quota updates in every GOP, and in
channel 2 there are five sample and quota updates in every GOP.
The sampling times, t_s , are illustrated by vertical dashed lines.
Because the time periods between samples Δt is constant (0.1
seconds), equations (3) through (12), above, may be used without
any modification in calculating the bit rate allocations for the next
sample period. These bit rate allocations may be accumulated and
used in the channel processors 10 (of Fig. 1) according to the
known scheme termed the "token and leaky bucket" scheme.

Fig. 8 is a timing diagram illustrating the sampling of coding
complexity values and quota updating in a system using the
second approach, described above. The respective channels
illustrated in Fig. 8 are carrying the same signals as in Fig. 7. In
Fig. 8, samples of the coding complexity values from all the
channels are taken whenever any channel begins a new GOP. New
allocations are generated based on the values of those samples,
and the time period Δt since the last sample. These sample times
are illustrated in Fig. 8 as vertical dashed lines $t_1 - t_8$, where t_2 ,
 t_3 , t_4 , t_6 and t_8 correspond to starts of GOPs in channel 1, and t_1 ,
 t_3 , t_5 and t_7 correspond to starts of GOPs in channel 2. Although
 t_3 illustrates a sampling time corresponding to starts of GOPs in
both channel 1 and 2, there is no requirement that such a time
occur.

At each sample time, the current coding complexity values
(from the preceding GOP, available picture by picture on a sliding
window basis) in all the channels are sampled. Equations (3)
through (12) may be used to calculate the next bit rate quota

proportions, but in determining the actual number of bits
5 available to be allocated, the amount of time Δt since the last
sample must be taken into account. In order to properly
compensate for the different sample periods, the total available
bit rate R in equations (3) through (12) is replaced with the
number of bits available for allocation, designated C , which is the
10 product of the total available bit rate R and the sample period Δt ,
i.e. $C=R\Delta t$. The number of bits calculated by equations (3) through
(12) are then allocated to the respective channel processors 10 (of
Fig. 1) which, as above, use the "token and leaky bucket" scheme
to accumulate and use the allocated bits. Either of the above two
15 above approaches will accurately allocate bit rates to the
respective channel processors 10 when the video signals from the
different channels 5 have different GOP time periods.

The timing of the sampling of coding complexity values and
the generation of updated bit rate quotas for the different
20 channels may be simplified if all of the channels are operating at
the same frame rate, and have the same number of frames in a
GOP, i.e. all the channels have the same GOP time period, GOP_{time} .
Fig. 6 is a timing diagram illustrating coding complexity sample
and quota update timing in such a system. In Fig. 6, each
25 horizontal line corresponds to a respective channel 1 - K. The
short vertical lines extending upward from the horizontal lines
represent the time when coding of an I frame is begun for that
channel, which is considered to be the beginning of a GOP for that
channel. The time period for a GOP, GOP_{time} , is equal in all of the
30 channels, but, as can be seen, the beginning times of the GOPs for
the respective channels are different. In fact, it has been found
desirable to have different starting times for the GOPs for the
respective channels so that coding of I frames do not overlap.
This increases the complexity variations across the different
35 channels.

It has been found that so long as the same number of I
5 frames, P frames, and B frames are taken into account in
calculating the coding complexity value, it does not matter that
those frames come from different GOPs. Thus, as shown by the
solid lines extending across all the channel's time axes, a coding
complexity value sample may be taken simultaneously from all
10 the channels at any time within a GOP. Updates of the bit rate
quotas for all of the channels may then be generated from that
sample and transmitted back to the channel processors 10 (of Fig.
1).

The above multiplexer system has been described as a
15 collocated system. However, the plurality 10 of channel
processors could reside in remote locations from the bit rate
allocator 30 and the multiplexer 20. In such a system,
communication links would be established between the encoders
and the bit rate allocator. In this case, some portion of the bits
20 transmitted between the processors 10 and the multiplexer could
be dedicated to transmission of complexity information from the
processors.

CLAIMS

5

1. A data multiplexing system comprising:
a multiplexer (20) having plural inputs and an output;
plural channel processors (1) each having a control input, an
input for receiving an input data signal, an output for providing a
10 signal representing the complexity of an associated input data
signal, and an output for providing a constant bit rate data signal
to an associated input of said multiplexer; and
a bit rate allocator (3) responsive to said complexity
representing signals for providing to associated control inputs of
15 said channel processors bit rate control signals as a function of
said complexity representing signals, such that a bit rate of an
output data signal from a channel processor is a function of the
complexity of an associated input data signal and to the combined
complexity of said input data signals.

20

2. A multiplexing system, comprising:
a plurality of sources (5) of data signals;
a multiplexer (20) having a plurality of input terminals (1-
K), and an output terminal (15);
25 a plurality of channel processors (10), each having a data
input terminal coupled to a respective one of the data signal
sources (5), a complexity output terminal producing a signal
representative of the complexity of the data signal at the data
input terminal, a control input terminal, and a data output
30 terminal coupled to a respective one of the input terminals (1-K)
of the multiplexer (20) and producing an encoded signal at a
constant bit rate set in response to the signal at the control input
terminal; and
a bit rate allocator (30), having a plurality of pairs of
35 associated input and output terminals, each pair associated with a
respective one of the channel processors, the input terminal of

each pair coupled to the complexity output terminal of the
5 associated channel processor, and the output terminal of each pair
coupled to the control input terminal of the associated channel
processor and generating a bit rate quota signal such that the bit
rate of the signal at the data output terminal of the associated
10 channel processor (10) is related to the complexity represented by
the signal at the associated input terminal and the combined
complexity represented by the signals at the input terminals of all
of the plurality of pairs.

3. The multiplexing system of claim 2, wherein the bit
15 rate allocator (20) generates respective bit rate quota signals at
the output terminal of each pair of associated input and output
terminals such that a channel processor (10) having a relatively
higher complexity signal at its data input terminal will receive a
relatively higher bit rate quota signal than a channel processor
20 (10) having a relatively lower complexity signal.

4. The multiplexing system of claim 3, wherein:
the multiplexer (20) produces a signal at its output terminal
(15) having a predetermined constant bit rate; and
25 the bit rate allocator (20) generates respective bit rate quota
signals at the output terminal of each pair of associated input and
output terminals such that each channel processor (10) is
allocated a proportion of the predetermined constant bit rate
equal to the proportion of the complexity represented by the
30 signal at the associated input terminal of each pair to the
combined complexity represented by the signals at the input
terminals of all of the plurality of pairs.

5. The multiplexing system of claim 3, wherein:
5 the multiplexer (20) produces a signal at its output terminal having a predetermined constant bit rate;
each channel processor (10) is assigned a respective predetermined minimum bit rate; and
the bit rate allocator (30) generates respective bit rate quota
10 signals at the output terminal of each pair of associated input and output terminals such that each channel processor (10) is allocated its assigned predetermined minimum bit rate, and further allocated a proportion of a remaining bit rate, the remaining bit rate being equal to the predetermined constant bit
15 rate less the previously allocated predetermined minimum bit rates, the further allocated proportion being equal to the proportion of the complexity represented by the signal at the associated input terminal of the pair to the combined complexity represented by the signals at the input terminals of all of the
20 plurality of pairs.

6. The multiplexing system of claim 3, wherein:
the multiplexer (20) produces a signal at its output terminal
(15) having a predetermined constant bit rate;
25 each channel processor (10) is assigned a respective predetermined weighting factor; and
the bit rate allocator (30) generates respective bit rate quota signals at the output terminal of each pair of associated input and output terminals such that each channel processor is allocated a
30 proportion of the predetermined constant bit rate equal to the proportion of the complexity represented by the signal at the associated input terminal of the pair to the combined complexity represented by the signals at the input terminals of all of the plurality of pairs, weighted by the predetermined weighting
35 factor assigned to the associated channel processor.

7. The multiplexing system of claim 3, wherein:
5 the multiplexer (20) produces a signal at its output terminal (15) having a predetermined constant bit rate;
each channel processor (10) is assigned a respective predetermined minimum bit rate and a predetermined weighting factor; and
10 the bit rate allocator (30) generates respective bit rate quota signals at the output terminal of each pair of associated input and output terminals such that each channel processor is allocated its assigned predetermined minimum bit rate, and further allocated a proportion of a remaining bit rate, the remaining bit rate being
15 equal to the predetermined constant bit rate less the previously allocated predetermined minimum bit rates, the further allocated proportion being equal to the proportion of the complexity represented by the signal at the associated input terminal of the pair to the combined complexity represented by the signals at the
20 input terminals of all of the plurality of pairs, weighted by the predetermined weighting factor assigned to the associated channel processor.

8. The multiplexing system of claim 3, wherein:
25 each channel processor (10) is assigned a respective predetermined bit rate allocation limit; and
the bit rate allocator (30), after generating respective bit rate quota signals allocating bit rates to respective channel processors (10), compares the respective bit rate allocations to the
30 respective predetermined bit rate allocation limits, and if a bit rate allocation exceeds an assigned predetermined bit rate allocation limit, generates a bit rate quota signal representing the predetermined bit rate allocation limit, instead of the previously generated bit rate allocation for the associated channel processor.

35

9. The multiplexing system of claim 8, where the
5 predetermined bit rate allocation limit is a maximum bit rate allocation.

10. The multiplexing system of claim 8, where the
10 predetermined bit rate allocation limit is a minimum bit rate allocation.

11. The multiplexing system of claim 3, wherein:
each channel processor (10) is assigned a respective
predetermined bit rate allocation increment limit; and
15 the bit rate allocator (30), after generating respective bit rate quota signals representing allocated bit rates for associated channel processors (10), compares the respective bit rate allocations to corresponding bit rate allocations represented by immediately preceding respective bit rate quota signals to
20 determine respective bit rate allocation increments, and if a bit rate allocation increment exceeds an assigned predetermined bit rate allocation increment limit, generates a bit rate quota signal representing the bit rate allocation represented by the immediately preceding respective bit rate quota signal changed
25 by the predetermined bit rate allocation increment limit, instead of the previously generated bit rate allocation for the associated channel processor.

12. The multiplexing system of claim 11, wherein the
30 predetermined bit rate allocation increment limit is a maximum increment of increase of bit rate.

13. The multiplexing system of claim 11, wherein the
predetermined bit rate allocation increment limit is a maximum
35 increment of decrease of bit rate.

14. The multiplexing system of claim 3, wherein:
- 5 each channel processor (10) includes an output buffer (48) having a buffer capacity, for temporarily storing data to be supplied to the multiplexer (20) within a predetermined period of time; and
- 10 the bit rate allocator (30), after generating respective bit rate quota signals representing allocated bit rates for associated channel processors (10), compares the respective bit rate allocations to corresponding bit rate allocations represented by immediately preceding respective bit rate quota signals, and if a
- 15 temporarily stored in the output buffer of the associated channel processor will be supplied to the multiplexer (20) within the predetermined period of time at the decreased bit rate allocation, and if not, generates a bit rate quota signal representing a new bit rate allocation which will allow the data temporarily stored in
- 20 the output buffer of the associated channel processor to be supplied to the multiplexer (20) within the predetermined period of time, instead of the previously generated bit rate allocation for the associated channel processor.
- 25 15. The multiplexing system of claim 2, wherein each of the plurality of channel processors (10) comprises:
- a constant bit rate encoder (14) having a data path coupled between the data input terminal (5) and the data output terminal of the channel processor (10), and a quota input terminal (Q)
- 30 coupled to the control input terminal (CONTROL) of the channel processor (10), for generating the encoded signal; and
- a complexity analyzer (16), coupled between the data input terminal (5) and the complexity output terminal (COMPLEXITY) of the channel processor (10), for analyzing the complexity of the
- 35 signal at the data input terminal (5), and generating the complexity representative signal.

16. The multiplexing system of claim 15, wherein:
5 the constant bit rate encoder (14) comprises:
a variable quantizer (46), coupled in the data
path of the constant bit rate encoder (14) and having a
control input terminal (Q_{MB}), for producing a
quantized signal having a quantizing step size defined
10 in response to the signal at the control input terminal
(Q_{MB}); and
a bit rate regulator (49), coupled between the
data output terminal (T_{MB}) of the channel processor
(10) and the control input terminal (Q_{MB}) of the
15 variable quantizer (49), for varying the quantizing
step size in response to the bit rate of the encoded
signal at the output terminal (DATA OUT) of the
constant bit rate encoder (14), and the signal at the
quota input terminal (Q) of the constant bit rate
20 encoder (14); and wherein:
the complexity analyzer (16) comprises:
complexity determining circuitry (92-99), having respective
input terminals coupled to the control input terminal (Q_{MB}) of the
variable quantizer (46), and the output terminal of the constant
25 bit rate encoder (DATA OUT), for generating the complexity
representative signal (X_{pic}) being related to the average
quantizing step size and the bit rate of the encoded signal at the
output terminal of the constant bit rate encoder (DATA OUT).
17. The multiplexing system of claim 16, wherein the
30 complexity determining circuitry (92-99) generates the
complexity representative signal (X_{pic}) being directly proportional
to the average quantizing step size (Q_{MB}) and to the bit rate (T_{MB})
of the encoded signal at the output terminal of the constant bit
35 rate encoder (DATA OUT).

18. The multiplexing system of claim 17, wherein the
5 complexity determining circuitry (92-99) generates the complexity representative signal (X_{pic}) being the product of the average quantizing step size (Q_{MB}) and the bit rate (T_{MB}) of the encoded signal at the output terminal of the constant bit rate encoder (DATA OUT).
19. The multiplexer system of claim 2, wherein:
each data signal source (5) produces a data signal which is a video signal comprising sequential groups of pictures, each group of pictures comprising a predetermined number of frames;
15 each channel processor (10) generates the complexity representative signal at least once during each sequential group of pictures; and
the bit rate allocator (30) generates a bit rate quota signal at least once during each sequential group of pictures, in response to
20 the complexity representative signals.
20. The multiplexing system of claim 19, wherein each of the plurality of channel processors (10) comprises:
a constant bit rate encoder (14) having a data path coupled
25 between the data input terminal (5) and the data output terminal of the channel processor, and a quota input terminal (Q) coupled to the control input terminal (CONTROL) of the channel processor (10), for generating the encoded signal; and
a complexity analyzer (16), coupled between the data input
30 terminal (5) and the complexity output terminal (COMPLEXITY) of the channel processor (10), for analyzing the complexity of the signal at the data input terminal (5), and generating the complexity representative signal.

21. The multiplexing system of claim 20, wherein:
5 the constant bit rate encoder (14) comprises:
a variable quantizer (46), coupled in the data
path of the constant bit rate encoder (14) and having a
control input terminal (Q_{MB}), for producing a
quantized signal having a quantizing step size defined
10 in response to a quantizing step size signal at the
control input terminal; and
a bit rate regulator (49), coupled between the
data output terminal (DATA OUT) of the channel
processor (10) and the control input terminal (Q_{MB}) of
15 the variable quantizer (46) and having a bit rate
control input terminal (Q) coupled to output terminal
of the associated pair of input and output terminals
from the bit rate allocator (30), for generating the
quantizing step size signal at the control input
20 terminal (Q_{MB}) of the variable quantizer (46) to
control the quantizing step size in response to the bit
rate of the encoded signal at the output terminal of the
constant bit rate encoder (DATA OUT), and the signal
at the bit rate control input terminal (Q); and wherein:
25 the complexity analyzer (16) comprises:
complexity determining circuitry (92-99), having respective
input terminals coupled to the control input terminal (Q_{MB}) of the
variable quantizer (46), and the output terminal of the constant
bit rate encoder (DATA OUT), for generating the complexity
30 representative signal (X_{pic}) being related to the average
quantizing step size and the bit rate of the encoded signal at the
output terminal (DATA OUT) of the constant bit rate encoder (14).

22. The multiplexing system of claim 21, wherein:
- 5 the constant bit rate encoder (14) operates according to the motion picture experts group (MPEG) standard, divides each sequential picture in the video signal at its data input terminal (5) into a predetermined number (N_{MB}) of macroblocks, and sequentially encodes each of the predetermined number (N_{MB}) of
- 10 macroblocks into respective numbers of bits (T_{MB}) at its data output terminal (DATA OUT) to produce a sequence of encoded pictures;
- the bit rate regulator (49) produces respective quantizing step size control signals (Q_{MB}) for each of the predetermined
- 15 number (N_{MB}) of macroblocks; and
- the complexity determining circuit (92-99) comprises;
- a first accumulator (92,93), coupled to the data output terminal of the constant bit rate encoder (DATA OUT), for summing the respective numbers of bits
- 20 (T_{MB}) produced at the data output terminal (DATA OUT) of the constant bit rate encoder (14) for each encoded macroblock, to produce a total number of bits (T_{pic}) in each one of the encoded sequential pictures;
- a second accumulator (96,97), coupled to the bit rate regulator (49), for summing the respective quantizing step size signals (Q_{MB}) for each macroblock
- 25 in each one of the sequential pictures;
- an averaging circuit (98,99), coupled to the second accumulator (96,97), for calculating the
- 30 average quantizing step size for the predetermined number (N_{MB}) of macroblocks in each one of the sequential pictures, to produce an average quantizing step size signal (Q_{MB}) for each one of the sequential pictures;
- 35 a multiplier (94), coupled to the first accumulator (92,93) and the averaging circuit (98,99),

for multiplying the total number of bits (T_{pic}) times the average quantizing step size signal (Q_{MB}), to produce a picture complexity signal (X_{pic}) for each one of the sequential pictures; and

a third accumulator (30) for summing the respective picture complexity signals for each of the pictures in a group of pictures, to produce the complexity representative signal (X_{GOP}).




FIG. 1




FIG. 2

2 / 3




FIG. 3




FIG. 4




FIG. 5

3 / 3




FIG. 6




FIG. 7




FIG. 8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/04333

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US, A, 5,231,492 (DANGI et al.) 27 July 1993 (27.07.93) see entire document	1-14, 19
A	US, A, 4,713,776 (ARASEKI) 15 December 1987 (15.12.87) see entire document	1-22
A	US, A, 5,231,484 (GONZALES et al.) 27 July 1993 (27.07.93) see entire document	1-22

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/04333

A. CLASSIFICATION OF SUBJECT MATTER

IPC(5) : H04N 7/12; H04J 3/22

US CL : 370/79, 84, 112; 348/390, 397, 399, 405, 423, 469

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 370/79, 84, 112; 348/390, 397, 399, 405, 423, 469

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

USPTO APS: search terms: multiplex?, channel#, video, processor#, allocat?(p)bit rate, complexity, (cod? or encod?), quantiz?

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 5,115,309 (HANG) 19 May 1992 (19.05.92) see col. 4, line 24 to col. 5, line 14, Fig.1	1-3, 14, 19
Y	US, A, 5,134,476 (ARAVIND et al.) 28 July 1992 (28.07.92) see col. 2, line 66 to col. 4, line 16, Fig.1	1-3, 14, 19
A	US, A, 4,864,562 (MURAKAMI et al.) 05 September 1989 (05.09.89) see entire document	1-14, 19
A	US, A, 5,202,886 (ROSSI et al.) 13 April 1993 (13.04.93) see entire document	1-14, 19

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	* T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
* A		
* E		
* L	* X	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
* O	* Y	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
* P	* &	document member of the same patent family

Date of the actual completion of the international search

25 JULY 1994

Date of mailing of the international search report

21 SEP 1994

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Authorized officer

ALFUS H. HSU

Facsimile No. (703) 305-3230

Telephone No. (703) 305-4377